Cadence SPB OrCAD 16.60.024 Hotfix




Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released an hotfix 024 for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.


Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.

This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industrys first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.

CCRID PRODUCT PRODUCTLEVEL2 TITLE

1207753 CONCEPT_HDL OTHER The Variant Name with a dash is represented by #2d
1234991 ADW TDA Team Design does not remove deleted page files from zip files
1235919 CONCEPT_HDL PDF DNI crosses are not printed on the correct components
1238007 ALLEGRO_EDITOR PARTITION Import partition removes properties from RKO that were on the exported partition
1238140 CONCEPT_HDL CORE Design Entry HDL Crashing
1238195 ALLEGRO_EDITOR DATABASE Via``s losing net idenity after being mofifed or replaced.
1238478 ALLEGRO_EDITOR ARTWORK IPC-2581 negative artwork layers does not recognize shape bounding box value
1238483 ALLEGRO_EDITOR ARTWORK IPC-2581 not drawing negative artwork correctly with traces in voids.
1239070 SIP_LAYOUT WIREBOND When importing wirebond data onto a Die rotated 90 degrees the WB data is placed in the wrong locations
1239433 SIP_LAYOUT WIREBOND Need the Wirebonds to lock to the die aftter importing wirebond data
1239952 ALLEGRO_EDITOR SYMBOL Allegro crashes with a component rotation of 45 or 135.
1240205 SIP_LAYOUT DIE_EDITOR Crash occurs when trying to "oops" for a moved driver in co-design die editor in SiP
1240288 ALLEGRO_EDITOR INTERFACES Why are some of the mechanical holes not showing up in Step output of thi design, while others are ?
1240305 ALLEGRO_EDITOR INTERFACES STEP Export gives some errors which are not documented
1240425 ALLEGRO_EDITOR DATABASE Export ODB is not working on 16.6 HF 22
1240879 ALLEGRO_EDITOR NC NC ROUTE file is not correct using hot fix 22 of v166
1241904 ALLEGRO_EDITOR INTERFACES IDX baseline import displays false DRC with Package_height Offset until DRC update is run.
1242266 ALLEGRO_EDITOR INTERFACES IPC2581 crash on HF22 and HF23
1242433 ALLEGRO_EDITOR INTERFACES ipc-2581B incorrect LayerRef values in BOTTOM side RefDes elements
1242988 ALLEGRO_EDITOR SKILL Allegro crashes on skill command axlDesignFlip
1243845 FSP FPGA_SUPPORT FSP design created in 16.6 s018 will not open in 16.6 s021
About Cadence Design Systems, Inc.

Cadence enables global electronic design innovation and plays an essential role in the creation of today``s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

Name: Cadence SPB OrCAD
Version: (32bit) 16.60.024 Hotfix
Home: www.cadence.com
Interface: english
OS: Wind0ws XP / Vista / Seven / 8
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.023